

## 1 Designing Concurrent Programs

A **proc** is one application. A **thread** is a single seq of instrs in a proc. A proc may have multiple threads. Each proc has its own mem space, threads share the mem space of parent proc. **Parallelism** = many physical cores executing threads simultaneously. **Concurrency** means many threads making progress over time, but not necessarily simultaneously.

- **Safety**: Bad thing never happens. Violated by finite computation.
- **Liveness**: Good thing happens eventually. Cant be violated by finite comp.

**Critical Sec** cant be concurrent. **Amdahl's Law**: Speedup =  $\frac{1\text{-thread exec time}}{n\text{-thread exec time}}$  or  $\frac{1}{1+p\frac{p}{n}}$  where  $p$  is % parallelisable.

## 2 Read Modify Write (RMW)

**Atomic** instr that reads old val and updates mem loc. **Weak** RMW supports 2 threads. **Strong** RMW (**CAS**) supports  $n$ .

## 3 Sequential Consistency (SC)

Only **strong** mem model, inefficient. Executed in **program order** and **interleaved arbitrarily**.

Assume **CONWHILE**  $C \in \text{Com}$  and thread  $\tau \in \text{Tid}$ . A concurrent prog  $P \in \text{Prog} \triangleq \text{Tid} \rightarrow \text{Com}$ . Shared mem  $M \in \text{Mem} \triangleq \text{Loc} \rightarrow \text{Val}$ . **Store map**  $S \in \text{SMap} \triangleq \text{Tid} \rightarrow \text{Store}$  and **store**  $s \in \text{Store} \triangleq \text{Reg} \rightarrow \text{Val}$ . An **SC configuration** is  $\langle P, S, M \rangle$ .

An **SC transition label** may be:

- $\epsilon$  **silent transition**.
- $(R, x, v)$  **read**  $v$  from  $x$ .
- $(W, x, v)$  **write**  $v$  to  $x$ .
- $(U, x, v_0, v_n)$  **RMW** at  $x$  from  $v_0$  to  $v_n$ .
- $(U, x, v_0, \perp)$  **failed RMW** at  $x$  holding  $v_0$ .

### 3.1 Sequential Transitions

$$\begin{array}{c} \frac{C_1, s \xrightarrow{I} C_1', s'}{C_1; C_2, s \xrightarrow{I} C_1; C_2', s'} \quad \text{skip}; C, s \xrightarrow{\epsilon} C, s \\ \frac{\text{eval}(s, B) = \text{true}}{B? C_1 : C_2, s \xrightarrow{\epsilon} C_1, s} \\ \frac{\Downarrow B : C, s \xrightarrow{\epsilon} B? (C; \Downarrow B : C) : \text{skip}, s}{\text{eval}(s, E) = v \quad s' = s[a \mapsto v]} \\ \frac{a := E, s \xrightarrow{\epsilon} C \text{ skip}, s'}{s(a) = v \quad s' = s[a \mapsto v]} \\ \frac{x := a, s \xrightarrow{\epsilon} C \text{ skip}, s \quad a := x, s \xrightarrow{\epsilon} C \text{ skip}, s'}{\text{eval}(s, E) = v \quad v_n = v_0 + v \quad s' = s[a \mapsto v_0]} \\ \frac{a := \text{FAA}(x, E), s \xrightarrow{(U, x, v_0, v_n)} C \text{ skip}, s'}{a := \text{CAS}(x, E, E_n), s \xrightarrow{(U, x, v_0, v_n)} C \text{ skip}, s'} \\ \frac{\text{eval}(s, E) = v_e \quad v_e \neq v_0 \quad s' = s[a \mapsto 0]}{a := \text{CAS}(x, E, E_n), s \xrightarrow{(U, x, v_0, \perp)} C \text{ skip}, s'} \end{array}$$

## 3.2 Program Transitions

$$\frac{P(\tau) = C \quad S(\tau) = s \quad C, s \xrightarrow{I} C', s' \quad P' = P[\tau \mapsto C'] \quad S' = S[\tau \mapsto s']}{P, S \xrightarrow{\tau, I}_P P', S'}$$

## 3.3 Storage Transitions

$$\frac{M(x) = v \quad M' = M[x \mapsto v]}{M \xrightarrow{\tau, (R, x, v)}_m M \quad M \xrightarrow{\tau, (W, x, v)}_m M'} \quad \frac{M(x) = v_0 \quad M' = M[x \mapsto v_n]}{M \xrightarrow{\tau, (U, x, v_0, v_n)}_m M'} \quad \frac{M(x) = v_0}{M \xrightarrow{\tau, (U, x, v_0, \perp)}_m M'}$$

Finally:

$$\frac{P, S \xrightarrow{\tau, \epsilon}_P P', S'}{P, S, M \xrightarrow{\tau, \epsilon} P', S', M} \quad \frac{P, S \xrightarrow{\tau, I}_P P', S' \quad M \xrightarrow{\tau, I}_m M'}{P, S, M \xrightarrow{\tau, I} P', S', M'}$$

Then  $\rightarrow^*$  is the **reflexive transitive closure** of  $\rightarrow$ . Now we can define:

- **Initial memory**  $M_0 \triangleq \lambda x. 0$
- **Initial store**  $s_0 \triangleq \lambda a. 0$
- **Initial store map**  $S_0 \triangleq \lambda \tau. s_0$
- **Terminated program**  $P_{\text{skip}} \triangleq \lambda \tau. \text{skip}$
- **Initial SC config**  $P_0 \triangleq \langle P, S_0, M_0 \rangle$

The **SC trace** of  $P$  is an eval path from  $P_0 \rightarrow^* \langle P_{\text{skip}}, S, M \rangle$  where  $\langle S, M \rangle$  is the **SC outcome** of  $P$ .

$P$  is **deterministic** if it has **exactly 1** SC trace. **Confluent** if all traces lead to the same outcome. **Determinacy implies confluence, not vice versa**. In general,  $P$  is neither.

## 4 Total Store Ordering (TSO)

TSO allows reordering of **adjacent** instrs:

- **WR** reordering on **different** locs.
- **WR** reordering on **same** locs provided the value of  $W$  is inlined into  $R$ .

Each  $\tau$  has private **store buffer**, a FIFO queue temporarily holding writes before they become globally visible.

**Memory fence** instrs prevent reordering by **locking the thread** (bad!) until store buffer empty. Instead, use RMW that also flushes SB and writes directly to mem.

Now give each thread a SB:

$$B \in \text{BMap} \triangleq \text{Tid} \rightarrow \text{Buff}$$

$$b \in \text{Buff} \triangleq \text{Seq}(\text{WLab})$$

$$\text{WLab} \triangleq \{(\mathbf{W}, x, v) \mid x \in \text{Loc}, v \in \text{Val}\}$$

A **TSO config** is  $\langle P, S, M, B \rangle$ . Then:

### 4.1 Sequential Transitions

Same as SC with:  $\frac{\text{MF}}{\text{mfence}, s \xrightarrow{\epsilon} C \text{ skip}, s}$

## 4.2 Storage Transitions

$$\begin{array}{c} \frac{B(\tau) = b \quad b' = b \cdot (\mathbf{W}, x, v) \quad B' = B[\tau \mapsto b']}{M, B \xrightarrow{\tau, (W, x, v)}_m M, B'} \quad \frac{B(\tau) = b \quad \text{get}(M, b, x) = v}{M, B \xrightarrow{\tau, (R, x, v)}_m M, B} \\ \text{get}(\dots) \triangleq \begin{cases} v & \text{if } \exists b_1, b_2. \begin{cases} b = b_1 \cdot (\mathbf{W}, x, v) \cdot b_2 \wedge \\ \nexists v'. [(\mathbf{W}, x, v') \in b_2] \end{cases} \\ M(x) & \text{otherwise} \end{cases} \\ \frac{B(\tau) = \emptyset \quad M(x) = v_0 \quad M' = M[x \mapsto v_n]}{M, B \xrightarrow{\tau, (U, x, v_0, v_n)}_m M', B} \quad \frac{B(\tau) = \emptyset \quad M(x) = v_0}{M, B \xrightarrow{\tau, (U, x, v_0, \perp)}_m M, B} \quad \frac{B(\tau) = \emptyset}{M, B \xrightarrow{\tau, \text{MF}}_m M, B} \\ \frac{B(\tau) = (\mathbf{W}, x, v) \cdot b \quad M' = M[x \mapsto v] \quad B' = B[\tau \mapsto b]}{M, B \xrightarrow{\tau, \epsilon}_m M', B'} \end{array}$$

## 4.3 Combining Transitions

$$\frac{P, S \xrightarrow{\tau, I}_P P', S' \quad P, S, M, B \xrightarrow{\tau, I} P', S', M, B}{P, S, M, B \xrightarrow{\tau, I} P', S', M, B} \quad \frac{M, B \xrightarrow{\tau, I}_m M', B'}{P, S, M, B \xrightarrow{\tau, I} P, S, M', B'} \quad \frac{P, S \xrightarrow{\tau, I}_P P', S' \quad M, B \xrightarrow{\tau, I}_m M', B'}{P, S, M, B \xrightarrow{\tau, I} P', S', M', B'}$$

$\rightarrow^*$ ,  $M_0$ ,  $S_0$ ,  $P_{\text{skip}}$  as before, **initial buffer map**  $B_0 \triangleq \lambda \tau. \emptyset$ . A **TSO trace** is  $\langle P, S_0, M_0, B_0 \rangle \rightarrow^* \langle P_{\text{skip}}, S, M, B_0 \rangle$ .

## 5 Declarative Semantics

**Candidate executions** are represented as **graphs** with nodes of **events** and relations for  $\text{po}$ ,  $\text{rf}$ , etc. An **event**  $\langle n, \tau, \ell \rangle$  is:

- $n \in \mathbb{N}$  **unique event ID**.
- $\tau \in \text{Tid} \cup \{0\}$  ( $0$  for initial writes).
- $\ell \neq \epsilon$  **non empty label**.

### 5.1 Relational Algebra

Given a set  $A$  and relations  $r, r' \subseteq A \times A$ :

- $[A] \triangleq \{\langle a, a \rangle \mid a \in A\}$  **identity relation**.
- $\text{dom}(r) \triangleq \{a \mid \exists b. \langle a, b \rangle \in r\}$  **domain**.
- $\text{rng}(r) \triangleq \{a \mid \exists b. \langle b, a \rangle \in r\}$  **range**.
- $r^{-1} \triangleq \{\langle b, a \rangle \mid \langle a, b \rangle \in r\}$  **inverse**.
- $r; r' \triangleq \{\langle a, c \rangle \mid \exists b. \langle a, b \rangle \in r \wedge \langle b, c \rangle \in r'\}$  **composition**.
- $r^? \triangleq r \cup \text{dom}(r) \cup \text{rng}(r)$  **reflexive closure**.
- $r^+ \triangleq \bigcup_{i \in \mathbb{N}} r^i$  where  $r^0 \triangleq r$  and  $r^{i+1} \triangleq r; r^i$  **transitive closure**.
- $r^* \triangleq (r^+)^?$  **reflexive transitive closure**.
- $\text{irreflexive}(r) \triangleq \neg \exists a. \langle a, a \rangle \in r$  **irreflexivity**.
- $\text{acyclic}(r) \triangleq \neg \exists a. \langle a, a \rangle \in r^+$  **acyclicity**.

- $\text{typ}(\ell) \in \{R, W, U\}$  **denotes type of label**. Similarly,  $\text{val}_r(\ell)$  and  $\text{val}_w(\ell)$ .
- $\text{tid}(\ell) \triangleq \tau$  and  $\text{lab}(\ell) \triangleq \ell$  for **event**  $e$ .
- $A_0 \triangleq \{a \in A \mid \text{tid}(A) = 0\}$  **init events**.
- $A_\tau \triangleq \{a \in A \mid \text{tid}(A) = \tau\}$   **$\tau$ 's events**.
- $A_x \triangleq \{a \in A \mid \text{loc}(A) = x\}$  **events on loc**  $x$ .
- $r_\tau \triangleq r \cap (A_\tau \times A_\tau)$  **restriction of**  $r$  **to**  $\tau$ .
- $r_x \triangleq r \cap (A_x \times A_x)$  **restriction of**  $r$  **to loc**  $x$ .
- $r_i \triangleq \{\langle a, b \rangle \in r \mid \text{tid}(a) = \text{tid}(b) \vee \text{tid}(a) = 0\}$  **restriction of**  $r$  **to internal edges**.

- $re \triangleq r \setminus ri$  **restriction to external edges**.
- $r|_{\text{loc}} \triangleq \{\langle a, b \rangle \in r \mid \text{loc}(a) = \text{loc}(b)\}$  **restriction of**  $r$  **to edges on the same location**.

Let  $G = \langle E, \text{po}, \text{rf} \rangle$  be a **candidate exec graph**:

- $E$  is a finite set of events.
- **Program Order**  $\text{po} \triangleq (\bigcup_{\tau \in \text{Tid}} \text{po}_\tau) \cup (E_0 \times (E \setminus E_0))$  is a **strict total order** on  $E$ .
- **Reads From**  $\text{rf}$  on  $E$  s.t.  $\text{rf}^{-1}$  is a function and  $\forall \langle w, r \rangle \in \text{rf}. \{w \neq r \wedge \text{typ}(w) \in \{W, U\} \wedge \text{typ}(r) \in \{R\}\} \wedge \text{loc}(w) = \text{loc}(r) \wedge \text{val}_w(w) = \text{val}_r(r)$ .
- $G.E \triangleq E$ ,  $G.\text{po} \triangleq \text{po}$ ,  $G.\text{rf} \triangleq \text{rf}$
- $G.R \triangleq \{r \in E \mid \text{typ}(r) = R\}$  **read events**.
- $G.W \triangleq \{w \in E \mid \text{typ}(w) = W\}$  **write events**.
- $G.U \triangleq \{u \in E \mid \text{typ}(u) = U\}$  **update events**.
- $G.RU \triangleq G.R \cup G.U$  **read/update events**.
- $G.WU \triangleq G.W \cup G.U$  **write/update events**.

**Coherence** is **per-location SC**, whereas **release-acquire** also allows mutual exclusion with message passing with observed writes.

- **SC**: (1) respect  $\text{po}$ , (2) respect  $\text{rf}$ , (3) always read latest write.
- **SC-ALT**: (1)  $G$  is complete, (2)  $\text{mo}$  where read-before  $\text{rb}$  means if a read reads from a write, any later write in  $\text{mo}$  must come after the read.
- **TSO**: (1) total on everything but reads (can be reordered), (2) respects  $\text{po}$ , except for write-read, (3) respects  $\text{rf}$ , (4) always read from latest write.
- **TSO-ALT**: (1)  $G$  is complete, (2) internal  $\text{rf}$  and  $\text{rb}$  respect  $\text{po}$ , (3)  $\text{mo}$  where preserved program order  $\text{ppo}$  relates all non-write-read pairs in  $\text{po}$ , (4)  $\text{rf}$  and  $\text{rb}$  must respect  $\text{mo}$ .
- **COH**: (1)  $G$  is complete, (2) respects  $\text{po}$  per loc, (3) respects  $\text{rf}$  per loc with no interleaving writes.
- **COH-ALT**: (1)  $G$  is complete, (2) respects  $\text{mo}$  on the same loc.
- **RA**: (1)  $G$  is complete, (2) respects  $\text{hb}_{\text{ra}}$  happens-before, relating events ordered by  $\text{po}$  or  $\text{rf}$  on the same loc.

## 6 C11 Semantics

We give each memory access **mode**:

- **Read**  $R^m \in \{\text{na}, \text{rl}, \text{x}, \text{acq}, \text{sc}\}$
- **Write**  $W^m \in \{\text{na}, \text{rl}, \text{x}, \text{rel}, \text{sc}\}$
- **RMW**  $U^m \in \{\text{rl}, \text{x}, \text{acq}, \text{rel}, \text{acq}-\text{rel}, \text{sc}\}$
- **Fences**  $F^m \in \{\text{acq}, \text{rel}, \text{acq}-\text{rel}, \text{sc}\}$

$\text{mod}(e)$  is the mode of event  $e$ . Mode strength is ordered as  $\text{na} \sqsubset \text{rl}, \text{x} \sqsubset \text{acq}, \text{rel} \sqsubset \text{acq}-\text{rel} \sqsubset \text{sc}$ . For events  $E$ :

$$E \sqsupseteq^m \triangleq \{e \in E \mid m = \text{mod}(e) \vee m \sqsubset \text{mod}(e)\}$$

$G$  is **C11-consistent** if it is (1) complete, (2) respects a defined  $\text{mo}$  with synchronises-with  $\text{sw}$  defined as:

$$\text{sw} \triangleq (\text{WU} \sqsupseteq^{\text{rel}}) \cup (\text{F} \sqsupseteq^{\text{rel}}); \text{po}; \text{rf}^+; (\text{WU} \sqsupseteq^{\text{acq}}) \cup \text{po}; (\text{F} \sqsupseteq^{\text{acq}})$$

Which expands to:

$$\text{sw} \triangleq [\text{WU} \sqsupseteq^{\text{rel}}]; \text{rf}^+; [\text{RU} \sqsupseteq^{\text{acq}}] [\text{WU} \sqsupseteq^{\text{rel}}]; \text{rf}^+; \text{po}; [\text{F} \sqsupseteq^{\text{acq}}] [\text{F} \sqsupseteq^{\text{rel}}]; \text{po}; \text{rf}^+; [\text{RU} \sqsupseteq^{\text{acq}}] [\text{F} \sqsupseteq^{\text{rel}}]; \text{po}; \text{rf}^+; \text{po}; [\text{F} \sqsupseteq^{\text{acq}}]$$

$\langle a, b \rangle \in G$ . **race** is a **C11-race** if:

- $a \neq b$  **distinct events**.
- $\text{loc}(a) \neq \text{loc}(b)$  **different locs**.
- $\{\text{typ}(a), \text{typ}(b)\} \cap \{W, U\} \neq \emptyset \geq 1$  **is write**.
- $\text{na} \in \{\text{mod}(a), \text{mod}(b)\} \geq 1$  **is non-atomic**.
- $\{\langle a, b \rangle, \langle b, a \rangle\} \cap G.\text{hb} = \emptyset$  **not related by hb**.

Then  $G$  is **C11-racy** and program  $P$  has **undefined behaviour**.

## 7 Concurrent Objects

A **history** is a seq of **invocation** and **response** events. Assuming  $\text{SC}$ , we can project a concurrent history to a sequential one by only looking at the non-overlapping method calls (the bits protected by the locks). Assume each method takes effect instantaneously at some point between its invocation and response, if this is possible, the object is **linearizable**.

To linearizability, find **linearization point** for each method call, s.t. the seq history formed by these points satisfies the sequential specification. If this can't be done, the object is not linearizable. *In a history, pick any point between invocation and response as the linearization point*.  $H$  is linearisable if extended to  $G$  by **appending** or **discarding pending invocations** s.t.  $G \cong S$  and  $\rightarrow_G \subseteq \rightarrow_S$ .

A  $q.\text{enq}(x)$  for **invocation**, A  $q.\text{void}$  for **response**. **Legal** if sequential per  $\tau$  and respects the seq spec of the object. **Equivalent** ( $\cong$ ) if per-thread projections are the same. Method call  $m_0$  **precedes**  $m_1$  ( $m_0 \rightarrow_H m_1$ ) if its **response** is before the others **invocation**. Otherwise, they are **overlapping**.  $\rightarrow_H$  is a **partial order**, and **total** if sequential.

$H$  is linearisable iff  $\forall x \in \text{Obj}. H \mid x$  is linearisable (**composability thrm**).  $H$  is **sequentially consistent** if by extending to  $G$ ,  $G \cong S$  where  $S$  is **legal** & **sequential**.  $\text{SC}$  is **not composable**.

4 **progress conditions** for conc objs:

- **Deadlock free**: *some* thread acquiring a lock will succeed.
- **Starvation free**: *every* thread acquiring a lock will succeed.
- **Lock free**: *some* thread calling a method will complete.
- **Wait free**: *every* thread calling a method will complete.



## 8 C++: Threads & Locks

A mutex from `std::mutex` can be lock and unlock. We can make a **scoped lock** with a *destructor*:

```
1 class ScopedLock {
2   ScopedLock(std::mutex& mtx) : mtx_(mtx) {
3     mtx_.lock();
4   }
5   // End of lifetime, not GC:
6   ~ScopedLock() { mtx_.unlock(); }
7};
```

Also impl as `std::scoped_lock<std::mutex>`. This is **Resource Acquisition as Initialisation (RAII)**. A **race condition** is **non-deterministic** behaviour. A **data race** occurs when (1) distinct threads access a memloc, (2) at least one is a write, (3) at least one is atomic, (4) not ordered by synchronisation. This is **undefined behaviour** - program has no semantics. A `std::unique_lock` similar to `scoped`, but allows *relocking*, *deferred locking* and *ownership transfer*. A **condition variable**:

```
1 #include <condition_variable>
2 std::condition_variable cond;
3 cond.notify_one(); // Wake one thread
4 cond.notify_all(); // Wake all threads
```

To wait on a **condition variable**:

1. Associate a **mutex** with the `condvar`.
2. Lock mutex with `std::unique_lock`.
3. Call wait(mutex, predicate).

For example, a locking queue:

```
1 class LockedQueue {
2   LockedQueue(size_t s) { contents_.resize(s); }
3   void enq(int element) {
4     std::unique_lock<std::mutex> lock(mtx_);
5     not_full_.wait(lock, [this]() -> bool {
6       return count_ < contents_.size(); });
7     contents_[tail_] = element;
8     tail_ = (tail_ + 1) % contents_.size();
9     count++;
10    not_empty_.notify_one(); // Notify waiting deque
11  }
12  int deq() {
13    std::unique_lock<std::mutex> lock(mtx_);
14    not_empty_.wait(lock, [this]() -> bool {
15      return count_ > 0; });
16    int result = contents_[head_];
17    head_ = (head_ + 1) % contents_.size();
18    count--;
19    not_full_.notify_one(); // Notify waiting enq
20    return result;
21  }
22};
```

## 9 C++: Atomics

We can perform **RMWs** on atomics:

```
1 #include <atomic>
2 void store(T value); // Atomic store
3 T load(); // Atomic load
4 T exchange(T value) // Atomic RMW
5 bool compare_exchange_strong(T& exp, T desired);
6 bool compare_exchange_weak(T& exp, T desired);
```

*Weak version may fail spuriously (behave as if compare failed even if it succeeded).* There is also `T fetch_{add,sub,and,or,xor}(T value)`;

We can use a **memory order** in `store/load`:

- **memory\_order\_relaxed**: allow *store buffering*.
- **memory\_order\_release**: only *stores*.
- **memory\_order\_acquire**: only *loads*.
- **memory\_order\_seq\_cst**: *sequential consistency*.

Under *release-acquire*, SB flushed only when loading with pending stores on same location.

## 10 C++: Spinlocks

```
1 class ExpBackoffSpinlock {
2 public:
3   ExpBackoffSpinlock() : lock_bit_(false) {}
4   void lock() {
5     const int kMinBackoffIters = 4;
6     const int kMaxBackoffIters = 1 << 10;
7     int it = kMinBackoffIters;
8     while (lock_bit_.exchange(true, mem_ord_acq) != 0) {
9       do {
10         for (int i = 0; i < it; i++)
11           __mm_pause(); // CPU Pause
12         it = std::min(it * 2, kMaxBackoffIters);
13       } while (lock_bit_.load(mem_ord_rlx));
14     }
15   }
16   void unlock() { lock_bit_.store(false, mem_ord_rel); }
17 private:
18   std::atomic<bool> lock_bit_;
19};
```

**Ticket lock** avoids starvation by serving tickets in order:

```
1 class TicketLock {
2 public:
3   TicketLock() : next_(0), now_serving_(0) {}
4   void lock() {
5     const unsigned my_ticket = next_.fetch_add(1);
6     while (now_serving_.load() != my_ticket);
7   }
8   void unlock() {
9     now_serving_.store(now_serving_.load() + 1);
10  }
11 private:
12   std::atomic<unsigned> next_;
13   std::atomic<unsigned> now_serving_;
14};
```

## 11 C++: Futexes

The **futex** syscall works on userspace data:

- **futex\_wait(int \*p, int v)** returns if \*p ≠ v, otherwise adds thread to a wait queue p.
- **futex\_wake(int \*p, int n)** wakes n threads waiting on queue p.

To implement a mutex, 3 states: **0** - lock free, **1** - locked no waiters, **2** - locked with waiters. On lock, compare exchange state 0 to 1:

- *On success*, lock is acquired and has no waiters.
- *On failure*, state either 1 or 2. Set to 2 and call `futex_wait`.

When unlocking, state is either 1 or 2:

- *If 1*, set to 0 and return.
- *If 2*, set to 0 and call `futex_wake`.

```
1 class MutexSmart {
2 public:
3   MutexSmart() : state_(0) {}
4   void lock() {
5     int old_value = compare_exchange(0, 1);
6     if (old_value == 0) return;
7     do {
8       if (old_value == 2 || compare_exchange(1, 2) != 0) {
9         syscall(SYS_futex, reinterpret_cast<int*>(&state_), FUTEX_WAIT, 2, nullptr, nullptr, 0);
10      }
11      old_value = compare_exchange(0, 2);
12    } while (old_value != 0);
13  }
14  void unlock() {
15    if (state_.exchange(0) == 2) {
16      syscall(SYS_futex, reinterpret_cast<int*>(&state_), FUTEX_WAKE, 1, nullptr, nullptr, 0);
17    }
18  }
19 private:
20   int compare_exchange(int exp, int desired) {
21     state_.compare_exchange_strong(exp, desired);
22     return expected;
23   }
24   std::atomic<int> state_;
25};
```

## 12 Haskell Concurrency

An **MVar** is a **mutable variable** that is either *empty* (X) or *full* (O). All operations on MVar are atomic:

```
1 newMVar :: a -> IO (MVar a) -- Create full MVar
2 newEmptyMVar :: IO (MVar a) -- Create empty MVar
3 takeMVar -- Block till full, remove & return
4 putMVar -- Block till empty then write
5 readMVar -- Block till full then read
```

We can do a **thread join**:


```
1 printThenJoin s handle = do
2   print s
3   putMVar handle () -- Thread is done
4
5 main = do
6   hSetBuffering stdout NoBuffering
7   handle1 <- newEmptyMVar
8   handle2 <- newEmptyMVar
9   forkIO (printThenJoin "I am thread 1" handle1)
10  forkIO (printThenJoin "I am thread 2" handle2)
11  takeMVar handle1
12  takeMVar handle2
13  putStrLn "Both threads done"
14  return ()
```

We can do a **mutex**:

```
1 thread :: ... -> MVar () ... -> IO ()
2 thread ... mutex ... = do
3   putMVar mutex () -- Lock
4   -- Critical section
5   takeMVar mutex -- Unlock
6 main = do
7   mutex <- newEmptyMVar
8   forkIO (thread ... mutex ...)
9   forkIO (thread ... mutex ...)
```

To replicate a monadic action *n* times we can do `replicateM :: Monad m => Int -> m a -> m [a]`.

## 13 Unbounded Channels



**Consumers** read from the **read end** and **producers** write to the **write end**.

```
1 data Channel a = Channel (MVar (Stream a)) (MVar (Stream a))
2 type Stream a = MVar (Item a)
3 data Item a = Item a (Stream a)
4
5 newChannel = do
6   emptyStream <- newEmptyMVar
7   readEnd <- newMVar emptyStream
8   writeEnd <- newMVar emptyStream
9   return (Channel readEnd writeEnd)
10 readChannel (Channel readEnd _) = do
11   readEndStream <- takeMVar readEnd
12   (Item value remainder) <- takeMVar readEndStream
13   putMVar readEnd remainder
14   return value
15 writeChannel (Channel _ writeEnd) value = do
16   newEmptyStream <- newEmptyMVar
17   wEndStream <- takeMVar writeEnd
18   putMVar wEndStream (Item value newEmptyStream)
19   putMVar writeEnd newEmptyStream
```

## 14 Datarace Detection

The **vector clock** algorithm uses a vector clock, mapping  $Tid \rightarrow \mathbb{N}$  where each **logical clock** is an integer  $\geq 0$  incremented when thread releases a mutex. Algorithm state is given by  $\langle C, L, R, W \rangle$  where:

- *C*:  $Tid \rightarrow VC$  maps *threads* to their vector clocks.
- *L*:  $Locs \rightarrow VC$  maps *locks* to their vector clocks.
- *R*:  $Loc \rightarrow VC$  maps *mem locs* to the VC of their last *read*.
- *W*:  $Loc \rightarrow VC$  maps *mem locs* to the VC of their last *write*.

A thread's clock  $C_t = C(t)$  represents what thread *t* knows about the logical clocks of other threads:

- $C_t(t)$  is *my* clock, **always positive**.
- $\forall u \neq t \in Tid. C_t(u)$  means *I* know *u*'s clock is  $\geq C_t(u)$ .
- *When locking, I get info on logical clocks of threads that previously held the lock.*

A lock's clock  $L_m = L(m)$  means the last thread to release *m* knew *t*'s logical clock was  $\geq L_m(t)$  when it released the mutex. A loc's clock  $R_x = R(x)$  means the last thread to read *x* knew *t*'s logical clock was  $\geq R_x(t)$  when it read. Initially,  $\langle inc_0(\perp), \dots, inc_{N-1}(\perp), \lambda m. \perp, \lambda x. \perp, \lambda x. \perp \rangle$ , then:

### 14.1 Shared Memory Rules

$$\frac{W_x \sqsubseteq C_t \quad R' = R[x \mapsto R_x[t \mapsto C_t(t)]]}{\langle C, L, R, W \rangle \xrightarrow{rd(t,x)} \langle C, L, R', W \rangle}$$
$$\frac{W_x \sqsubseteq C_t \quad R_x \sqsubseteq C_t \quad W' = W[x \mapsto W_x[t \mapsto C_t(t)]]}{\langle C, L, R, W \rangle \xrightarrow{wr(t,x)} \langle C, L, R, W' \rangle}$$

### 14.2 Lock Rules

$$\frac{C' = C[t \mapsto (C_t \sqcup L_m)]}{\langle C, L, R, W \rangle \xrightarrow{acq(t,m)} \langle C', L, R, W \rangle}$$
$$\frac{L' = L[m \mapsto C_t] \quad C' = C[t \mapsto inc_t(C_t)]}{\langle C, L, R, W \rangle \xrightarrow{rel(t,m)} \langle C', L', R, W \rangle}$$

### 14.3 Datarace Rules

$$\frac{\exists u. W_x(u) > C_t(u)}{\langle C, L, R, W \rangle \xrightarrow{rd(t,x)} \text{WriteReadRace}(u, t, x)}$$
$$\frac{\exists u. W_x(u) > C_t(u)}{\langle C, L, R, W \rangle \xrightarrow{wr(t,x)} \text{WriteWriteRace}(u, t, x)}$$

- The **bottom VC** is  $\perp = \{0, 0, \dots, 0\}$ .
- There is a **partial order** on VC:  $V_1 \sqsubseteq V_2 \Leftrightarrow \forall t. V_1(t) \leq V_2(t)$ .
- To **join** VCs:  $V_1 \sqcup V_2 = \{\forall t. \max(V_1(t), V_2(t))\}$ .
- An **increment** function  $inc_t(V) = V[t \mapsto V(t) + 1]$ .

Although this correct, it is *inefficient*. Better ones exist but arent correct.

## 15 Rust Concurrency

Rust mutexes **own** their data. An **atomically reference counted (Arc)** object has a *non-owning ref* to T and ref counter x:

- **Cloning** ARC points to the same obj, incrementing x.
- **Dropping** ARC decrements x. When  $x = 0$ , obj dropped.
- x manipulated with atomics, so its thread safe.

```
1 let mut data = Vec::<u32>::new();
2 for _ in 0..max { data.push(1); }
3 let arc_t1 = Arc::new(Mutex::new(data));
4 let arc_t2: Arc<Mutex<Vec<u32>>> = arc_t1.clone();
5 let res_arc = Arc::new(AtomicU32::new(0));
6 let res_arc_t1 = res_arc.clone();
7 let res_arc_t2 = res_arc.clone();
8 let t1 = thread::spawn(move || {
9   let mut r: u32 = 0;
10  for i in 0..(max / 2) {
11    r += arc_t1.lock().unwrap()[i];
12  }
13  res_arc_t1.fetch_add(r, Ordering::Relaxed);
14});
15 let t2 = thread::spawn(move || {
16   let mut r: u32 = 0;
17   for i in (max / 2)..max {
18     r += arc_t2.lock().unwrap()[i];
19   }
20   res_arc_t2.fetch_add(r, Ordering::Relaxed);
21});
22 t1.join().unwrap();
23 t2.join().unwrap();
24 println!("{}", res_arc.load(Ordering::Relaxed));
```